SAMA5D35 USB Can't support EHCI

Log in or register to post comments
Go To Last Post
6 posts / 0 new
Author
Message
liupun
liupun's picture
Level: New Member
Joined: Fri. Jul 15, 2016
Posts: 4 View posts
#1
Posted by liupun: Fri. Jul 15, 2016 - 03:16 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

HELLO, everyone. I'm so puzzled in UPLL Generation.  I'M using SAMA5D35 USB , And Want to use UPLLCK as my USB source clock.

look downside pic, USB CAN Use UPLLCK as a source clock If selected USBS. But when I selected the UPLLCK , I Found It's only 240MHZ!!!!

So I need some tools to check the freq.  I Found the way solute my problem,  the pic below give a information ,  I Can use PCK2 check my UPLLCK. 

But not a surprise , I mean , It's realy only 240MHZ, I choose CSS Selected UPLLCK, and PRES is 16, And my mainck is 12MHZ, so if my UPLLCK is right , it's must be output on PCK2 with

the freq: 12M*40/16 = 30MHZ . but disapointment.

SO The CPU has a bug ? the datasheet means the UPLL Just multiple the mainck 40 times, but only 20 times in fact. 

hey, hello world !

Tags:

Atmel SMART ARM-based MCUs and MPUs, Atmel Cortex-A MPUs, Smart Energy Data Concentrators
Top
liupun
liupun's picture
Level: New Member
Joined: Fri. Jul 15, 2016
Posts: 4 View posts
Posted by liupun: Fri. Jul 15, 2016 - 09:13 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

can anyone meet the same question ? 

hey, hello world !

Top
Kartman
Kartman's picture
Level: 10k+ Postman
Joined: Thu. Dec 30, 2004
Posts: 24979 View posts
Location: Melbourne,Australia
Posted by Kartman: Fri. Jul 15, 2016 - 12:37 PM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

You've not really given us much to comment on. Maybe if we could see how you've setup UPLLCLK? Surely there's some example code that sets up the USB peripheral that you can use as an example?

Top
liupun
liupun's picture
Level: New Member
Joined: Fri. Jul 15, 2016
Posts: 4 View posts
Posted by liupun: Mon. Jul 18, 2016 - 03:44 AM (Reply to #3)
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

thanks for your reply . The UPLLCLK just multiple the mainck as 40 times. It's not my configuration, 

the UPLLCK Must be MAINCK*40,  if the MAINCK is 12MHZ, so my UPLLCK would be 480MHZ. but the fact is 240MHZ.

hey, hello world !

Top
Kartman
Kartman's picture
Level: 10k+ Postman
Joined: Thu. Dec 30, 2004
Posts: 24979 View posts
Location: Melbourne,Australia
Posted by Kartman: Mon. Jul 18, 2016 - 12:38 PM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Still not enough evidence. Have you tried contacting your local Atmel FAE?

Top
liupun
liupun's picture
Level: New Member
Joined: Fri. Jul 15, 2016
Posts: 4 View posts
Posted by liupun: Wed. Aug 3, 2016 - 08:02 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Finally, I got the problem solution.  the MCKR register BIT13 must be cleared , even the reference manual  datasheet  not report anything, but experiment compare linux and rtos of mine, the register configuration  between MCKR difference is BIT13. maybe the datasheet not refresh.

 

hey, hello world !

Top